Rocksolid Light

Welcome to novaBBS (click a section below)

mail  files  register  newsreader  groups  login


* gb notes that fdisk thinks his cdrom can store one terabyte -- Seen on #Linux

devel / comp.arch.fpga / Measuring ps of delays in FPGAs

o Measuring ps of delays in FPGAspartha sarathy

Measuring ps of delays in FPGAs


  copy mid

  copy link   Newsgroups: comp.arch.fpga
X-Received: by 2002:a37:503:: with SMTP id 3mr23520881qkf.417.1624283354228;
Mon, 21 Jun 2021 06:49:14 -0700 (PDT)
X-Received: by 2002:a05:620a:404:: with SMTP id 4mr23264727qkp.387.1624283353796;
Mon, 21 Jun 2021 06:49:13 -0700 (PDT)
Newsgroups: comp.arch.fpga
Date: Mon, 21 Jun 2021 06:49:13 -0700 (PDT)
Injection-Info:; posting-host=; posting-account=9j_33QoAAADW1Zm5MU4cyLLhykHRk2Mj
User-Agent: G2/1.0
MIME-Version: 1.0
Message-ID: <>
Subject: Measuring ps of delays in FPGAs
From: (partha sarathy)
Injection-Date: Mon, 21 Jun 2021 13:49:14 +0000
Content-Type: text/plain; charset="UTF-8"
 by: partha sarathy - Mon, 21 Jun 2021 13:49 UTC

Hi FPGA Experts,

How can we measure ps of delays in FPGA with minimum area and good accuracy ?
Today's TDC (Time to Digital Converter) architectures suffer lot of drawbacks
like high gate utilization, High number of delay cells required for high resolution, Longer dead time, dependant on PVT conditions etc.


devel / comp.arch.fpga / Measuring ps of delays in FPGAs


rocksolid light 0.9.81
clearnet tor