Rocksolid Light

Welcome to novaBBS (click a section below)

mail  files  register  newsreader  groups  login


Never trust an operating system you don't have sources for. ;-) -- Unknown source

devel / comp.arch.fpga / Re: Open source Verilog BCH encoder/decoder

o Re: Open source Verilog BCH encoder/decoderMuhammad Tariq

Re: Open source Verilog BCH encoder/decoder


  copy mid

  copy link   Newsgroups: comp.arch.fpga
X-Received: by 2002:a05:6214:934:b0:66c:fb09:d96b with SMTP id dk20-20020a056214093400b0066cfb09d96bmr169429qvb.5.1700113802264;
Wed, 15 Nov 2023 21:50:02 -0800 (PST)
X-Received: by 2002:a17:903:6d0:b0:1cc:3147:6937 with SMTP id
kj16-20020a17090306d000b001cc31476937mr1886235plb.4.1700113801857; Wed, 15
Nov 2023 21:50:01 -0800 (PST)
Newsgroups: comp.arch.fpga
Date: Wed, 15 Nov 2023 21:50:00 -0800 (PST)
In-Reply-To: <>
Injection-Info:; posting-host=2601:246:cc00:2e30:951a:21d9:4e66:52fe;
NNTP-Posting-Host: 2601:246:cc00:2e30:951a:21d9:4e66:52fe
References: <>
User-Agent: G2/1.0
MIME-Version: 1.0
Message-ID: <>
Subject: Re: Open source Verilog BCH encoder/decoder
From: (Muhammad Tariq)
Injection-Date: Thu, 16 Nov 2023 05:50:02 +0000
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
 by: Muhammad Tariq - Thu, 16 Nov 2023 05:50 UTC

On Monday, June 23, 2014 at 3:35:52 AM UTC-5, Russell Dill wrote:
> As part of my research, I needed a BCH encoder/decoder engine. Sadly, such a thing has no existed under a permissive license. Even more depressing is that many students seem to submit Verilog or VHDL engines as a project (or even research), but never release anything that is usable.
> Anyway, I'm releasing a BSD licensed Verilog BCH encoder/decoder. It offers:
> * Parallel input/output
> * Modular components that can be shared across multiple decoders
> * Automatic selection of BCH parameters based on data size and errors to be corrected
> * Specialized error locators for 1 error and 2 error codes
> * Parallel or serial error polynomial generator for codes with 2 or more errors
> I'm releasing this under BSD because I'd like to see the code used as widely as possible, but I'd still like to get feedback and hopefully improvements merged back in.
> As an example, a decoder for a 512 byte data block that corrects up to 12 errors with an 8 bit wide input and an 8 bit wide output currently occupies 1635 slices and operates at up to 191 MHz on a Virtex-6 LX240T-3. Such a decoder would take input for 532 clock cycles (512 data bytes, 20 ecc bytes), calculate for about 28 clock cycles, and then produce output for 512 clock cycles.
> The code currently compiles on Icarus Verilog (latest git) and Xilinx XST/Isim (tested with 14.5).

Hi Russell, Are you interested in a small project around FPGA: if yes, is it possible to have a phone or email conversation with you?

devel / comp.arch.fpga / Re: Open source Verilog BCH encoder/decoder


rocksolid light 0.9.81
clearnet tor