Rocksolid Light

Welcome to novaBBS (click a section below)

mail  files  register  newsreader  groups  login

Message-ID:  

"It's what you learn after you know it all that counts." -- John Wooden


devel / comp.lang.verilog

1
SubjectRepliesLast Message
o Open source 8b10b encoder/decoder, verilog

By: Nrusimhadri Vyshnavi on Tue, 5 Dec 2023

0

5 Months 20 Days ago

By: Nrusimhadri Vyshnavi

o SPI Slave clock

By: khan on Wed, 11 Oct 2023

1

6 Months ago

By: littlewing

o Comp.lang.verilog RIP

By: gnuarm.del...@gmail. on Sat, 21 Oct 2023

0

7 Months 4 Days ago

By: gnuarm.del...@gmail.

o Clocks not toggling in gate level simulation

By: shriya ate on Mon, 25 Sep 2023

0

8 Months ago

By: shriya ate

o How to implant the artificial neural network model to Verilog-A

By: 林清流 on Wed, 9 Aug 2023

0

9 Months 16 Days ago

By: 林清流

o system verilog

By: Shivangi Sharma on Thu, 29 Jun 2023

0

10 Months 26 Days ago

By: Shivangi Sharma

o Use of Both Posedge Clk and Negedge Clock

By: e liu on Sat, 24 Jun 2023

1

11 Months 1 Day ago

By: gnuarm.del...@gmail.

o How can I stop the simualtion at stop bit for i2c master verilog code?

By: Qazi Zabeer on Mon, 5 Jun 2023

1

11 Months 19 Days ago

By: Charlie

1

There are currently 191 users online (including 88 bots and 1 throttled)
Total messages: 2,342,635

server_pubkey.txt

rocksolid light 0.9.81
clearnet tor