Rocksolid Light

Welcome to novaBBS (click a section below)

mail  files  register  newsreader  groups  login

Message-ID:  

Perl will always provide the null. -- Larry Wall in <199801151818.KAA14538@wall.org>


devel / comp.lang.c / wrong teaching of logical gates

SubjectAuthor
* wrong teaching of logical gatesfir
`* Re: wrong teaching of logical gatesfir
 `- Re: wrong teaching of logical gatesfir

1
wrong teaching of logical gates

<cd11c18b-02cc-41a3-a615-3c5f42a3184en@googlegroups.com>

  copy mid

https://www.novabbs.com/devel/article-flat.php?id=23500&group=comp.lang.c++#23500

  copy link   Newsgroups: comp.lang.c
 by: fir - Fri, 21 Oct 2022 22:40 UTC

logical gates as many knew are fundamental to computing as you may build processor with it - where this processor is kinda piece of code "made in stone " with such logical gates

what i realized they are badly teached and it needs to notice toi ged rid of this teaching (and i realized it only today)

if you get a 3 'wires' A B C the thing is (at least in some view) to let the current/signel pass form A to C where B is a guard/key

thats whay it is a gate it guards a way and this way is A ----- > C
where B is a guard/key

so it simply means that A and B are not simetrical as it is teached

it is A that is connected to C which makes a couple not A and B
and yot i could say that the gate is in fact logical gate but its kinda one
gate only not to say they are few mistical gates (as it almost become mystical in papers at least form me who was not knowing what is goin on)..

it also seem to me that this kind of gate need to be defined for both 0/1 states on A (as a one gate) not as in shown in papers like gate is a thing that reacts separately of 0 and separatelly (?) for 1

key (0/1) -> (0/1)

(fir)

Re: wrong teaching of logical gates

<87cab988-ebc9-4183-bbef-35147a8c1267n@googlegroups.com>

  copy mid

https://www.novabbs.com/devel/article-flat.php?id=23501&group=comp.lang.c++#23501

  copy link   Newsgroups: comp.lang.c
 by: fir - Fri, 21 Oct 2022 22:58 UTC

sobota, 22 października 2022 o 00:40:49 UTC+2 fir napisał(a):
> logical gates as many knew are fundamental to computing as you may build processor with it - where this processor is kinda piece of code "made in stone " with such logical gates
>
> what i realized they are badly teached and it needs to notice toi ged rid of this teaching (and i realized it only today)
>
> if you get a 3 'wires' A B C the thing is (at least in some view) to let the current/signel pass form A to C where B is a guard/key
>
> thats whay it is a gate it guards a way and this way is A ----- > C
> where B is a guard/key
>
> so it simply means that A and B are not simetrical as it is teached
>
> it is A that is connected to C which makes a couple not A and B
> and yot i could say that the gate is in fact logical gate but its kinda one
> gate only not to say they are few mistical gates (as it almost become mystical in papers at least form me who was not knowing what is goin on)..
>
> it also seem to me that this kind of gate need to be defined for both 0/1 states on A (as a one gate) not as in shown in papers like gate is a thing that reacts separately of 0 and separatelly (?) for 1
>
> key (0/1) -> (0/1)
>
btw if there is such 'gate' (0/1) -> (0/1) transfering 0 to 0 and 1 to 1 (regardles of 'key' state) its just a 'wire' so its not quite a gate. if there is always 0 or always 1 on oputput its also not quite a gate... so gate its rather for example (0/1) -> (1/0) regardles of key, which is sorta negator (fliper) or (0/1) -> (1/0) depending on key (otherwise (0/1) -> (0/1)) , which is conditional flipper or (0/1) -> (0/1) depending on key (otherwise (0/1) -> (0/0) ) so
it seems to me that this 'gate' may obly gave two types CONDITIONAL PASS and CONDITIONAL NEGATE (ir in other words 'condition' and 'negate' (and 'pass'))
imo it is more fundamental viec on gates than blabbling on and or xor etc which is probably kinda harmfull in some way (yawn))

Re: wrong teaching of logical gates

<68cf42e7-ddcb-47b3-a2dd-54ae8bb98573n@googlegroups.com>

  copy mid

https://www.novabbs.com/devel/article-flat.php?id=23502&group=comp.lang.c++#23502

  copy link   Newsgroups: comp.lang.c
 by: fir - Fri, 21 Oct 2022 23:45 UTC

sobota, 22 października 2022 o 00:59:00 UTC+2 fir napisał(a):
> sobota, 22 października 2022 o 00:40:49 UTC+2 fir napisał(a):
> > logical gates as many knew are fundamental to computing as you may build processor with it - where this processor is kinda piece of code "made in stone " with such logical gates
> >
> > what i realized they are badly teached and it needs to notice toi ged rid of this teaching (and i realized it only today)
> >
> > if you get a 3 'wires' A B C the thing is (at least in some view) to let the current/signel pass form A to C where B is a guard/key
> >
> > thats whay it is a gate it guards a way and this way is A ----- > C
> > where B is a guard/key
> >
> > so it simply means that A and B are not simetrical as it is teached
> >
> > it is A that is connected to C which makes a couple not A and B
> > and yot i could say that the gate is in fact logical gate but its kinda one
> > gate only not to say they are few mistical gates (as it almost become mystical in papers at least form me who was not knowing what is goin on)..
> >
> > it also seem to me that this kind of gate need to be defined for both 0/1 states on A (as a one gate) not as in shown in papers like gate is a thing that reacts separately of 0 and separatelly (?) for 1
> >
> > key (0/1) -> (0/1)
> >
> btw if there is such 'gate' (0/1) -> (0/1) transfering 0 to 0 and 1 to 1 (regardles of 'key' state) its just a 'wire' so its not quite a gate. if there is always 0 or always 1 on oputput its also not quite a gate... so gate its rather for example (0/1) -> (1/0) regardles of key, which is sorta negator (fliper) or (0/1) -> (1/0) depending on key (otherwise (0/1) -> (0/1)) , which is conditional flipper or (0/1) -> (0/1) depending on key (otherwise (0/1) -> (0/0) ) so
> it seems to me that this 'gate' may obly gave two types CONDITIONAL PASS and CONDITIONAL NEGATE (ir in other words 'condition' and 'negate' (and 'pass'))
> imo it is more fundamental viec on gates than blabbling on and or xor etc which is probably kinda harmfull in some way (yawn))

yet in othr words

say x is a (0/1) signal

x -> x is a 'wire'

x -> y is a negator (wherey y is negated x) (name it ! like !x)

x -> x else x->0 (depending on key) is a fader (?)

may be also like combinations like unconditional fader (x->0) or conditional negator

if the key + input denote as a '+' (where signal is x) possibly 4 types of gates can be written

k+x = x/0
k+x = x/1
k+x = x/x
k+x = x/!x
k+x = !x/0
k+x = !x/1
k+x = !x/x
k+x = !x/!x
k+x = 0/0
k+x = 0/1
k+x = 0/x
k+x = 0/!x
k+x = 1/0
k+x = 1/1
k+x = 1/x
k+x = 1/!x

16 combinations but are jinda reducable to passthru, negation and fixed 0

all in all talking using AND OR XOR i found kind unapropriate if someone may talk on passthru neg or fixed

1
server_pubkey.txt

rocksolid light 0.9.8
clearnet tor