Rocksolid Light

Welcome to novaBBS (click a section below)

mail  files  register  nodelist  faq  login

Keep the number of passes in a compiler to a minimum. -- D. Gries

programming / comp.lang.vhdl / latest

Re: Components in if-else statement (thread)


Posted: 8 Days 16 Hours ago by: Nicolas Matringe

[...] You can not use the "if <...> generate" with a signal. It doesn't make any sense. Your code doesn't make much sense either. It looks like you're using VHDL as a programming language, which it is definitely not. Nicolas

Components in if-else statement


Posted: 14 Days 17 Hours ago by: tushar sharma

--------------MAIN FILE------------------- library IEEE; use IEEE.std_logic_1164.all; use IEEE.std_logic_unsigned.ALL; entity major_8_bit is port( N: in std_logic_vector(7 downto 0); Result: out std_logic_vecto

2 recent articles found.

rocksolid light 0.7.2